



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

HA

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/779,677

02/18/2004

Dae-Scung Jeong

9862-000017/US

8542

30593 7590 02/21/2007  
HARNESS, DICKY & PIERCE, P.L.C.  
P.O. BOX 8910  
RESTON, VA 20195

EXAMINER

TIMORY, KABIR A

ART UNIT

PAPER NUMBER

2609

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
--	-----------	---------------

3 MONTHS

02/21/2007

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

**Office Action Summary**

Application No.

10/779,677

Applicant(s)

JEONG ET AL.

Examiner

Kabir A. Timory

Art Unit

2609

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 2/18/2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 18 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date 2/18/2004.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_.

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1 – 17 and 21 – 23 are rejected under 35 U.S.C. 102(b) as being anticipated by Izzard et al (US Patent Number 5,506,874).

**Regarding claim 1:**

As shown in figure 1 & 9, Izzard et al discloses a quarter-rate phase detector comprising:

- four latches controllable to latch (figure 9, 12a, 12b, 16a, 16b), at different times according to quadrature clock signals (column 2, lines 43-44) respectively, data received by the phase detector (figure 9, 10) so as to form latched signals (figure 9);
- an error circuit to combine corresponding ones of the latched signals respectively (figures 9, column 1, lines 36-39), resulting in a plurality of intermediate signals (figure 6); and
- a multiplexing unit to selectively output the intermediate signals as a phase error signal (figure 9, 24).

**Regarding claim 2:**

The quarter-rate phase detector of claim 1, wherein:

- the quadrature clock signals include signals I, Q, Ib and Qb (I" and Q" are interpreted to be the Ib and Qb signals) (figure 1);

Art Unit: 2609

- a first one of the latches is controlled by I (figure 1);
- a second one of the latches is controlled by Q (figure 1);
- a third one of the latches controlled by Ib (I" is interpreted to be the Ib and Qb signals) (figure 1); and
- a fourth one of the latches is controlled by Qb (Q" is interpreted to be the Ib and Qb signals) (figure 1).

**Regarding claim 3:**

The quarter-rate phase detector of claim 1, wherein:

- the multiplexing unit is controllable by the quadrature clock signals (figure 9, 24).

**Regarding claim 4:**

- The quarter-rate phase detector of claim 1, wherein the multiplexing unit is controllable to truncate the intermediate signals (figure 1, MI' and MI").

**Regarding claim 5:**

The quarter-rate phase detector of claim 4, wherein:

- the multiplexing unit is operable to form the phase error signal by cycling through the truncated intermediate signals (figure 1, MI' and MI", column 3, lines 5-19).

**Regarding claim 6:**

The quarter-rate phase detector of claim 1, wherein:

- the quadrature clock signals include signals I and Q; and the multiplexing unit is controlled according to the signals I and Q, respectively (figure 1, MI' and MI", column 3, lines 5-19).

**Regarding claim 7:**

Art Unit: 2609

The quarter-rate phase detector of claim 6, wherein the multiplexing unit includes:

- a first multiplexer and a second multiplexer to receive the intermediate signals, respectively (figure 9, 28, 32); and
- a third multiplexer to multiplex outputs of the first and second multiplexers (figure 9, 24).

**Regarding claim 8:**

The quarter-rate phase detector of claim 1, wherein

- the corresponding latched signals are pairs of latched signals (figure 9 MI' and MI"); and
- each pair has a first set and a second set, the second set representing the latched signals subsequently closest in time to the first set, respectively (figure 9 MI' and MI", column 3, lines 14-19).

**Regarding claim 9:**

The quarter-rate phase detector of claim 8, wherein:

- the error circuit includes four exclusive OR (XOR) gates, each XOR gate receiving one of the pairs, respectively (figure 9, 20, 22, 26, 30).

**Regarding claim 10:**

The quarter-rate phase detector of claim 1, wherein:

- the four latches represent a first set of latches and the latched signals represent a first set of latched signals (figure 9, 12a, 12b, 16a, 16b, MI');

the detector further comprises:

Art Unit: 2609

- a second set of four latches arranged to receive the outputs of the first set of latches (figure 9, 14a, 14b, 18a, 18b), respectively, and controllable to latch data at different times according to the quadrature clock signals, respectively, so as to form a second set of latched signals (column 2, lines 43-48); and
- the second set representing re-timed versions of the received data (signals being output from second set of latches 14a, 14b, 18a, 18b, are interpreted to be the re-timed version of the received data) (figure 9).

**Regarding claim 11:**

The quarter-rate phase detector of claim 10, wherein:

- the second set of latched signals is organized as pairs (figure 9, 14a, 14b, 18a, 18b);
- the detector further comprises:
- a reference circuit to generate a reference signal based upon transitions in the second set of latched signals (figure 9, MI”).

**Regarding claim 12:**

The quarter-rate phase detector of claim 11, wherein:

- the second set of latched signals is organized as pairs (figure 9, 14a, 14b, 18a, 18b);
- the reference circuit includes:
- a plurality of multiplexers to selectively output the pairs of re-timed data (signals being output from second set of latches 14a, 14b, 18a, 18b, are interpreted to be the re-timed version of the received data) (figure 6, 24a, 24b);
  - and an exclusive OR (XOR) gate to receive the outputs of the plurality of multiplexers (figure 6, 24a, 24b, 20).

Art Unit: 2609

**Regarding claim 13:**

The quarter-rate phase detector of claim 1, wherein:

- the rate of the intermediate signals is  $1/4$  of the received data rate (column 5, lines 31-32).

**Regarding claim 14:**

A quarter-rate phase detector comprising:

- four data latches, each latch receiving the same input data (figure 9, 12a, 12b, 16a, 16b, D), the latches being clocked by quadrature clock signals (column 2, lines 43-5), respectively, so as to produce latched signals (figure 9); and
- an error signal-generating circuit to generate a phase error signal based upon the four latched signals and the quadrature clocks signals (figure 9, MI').

**Regarding claim 15:**

The quarter-rate phase detector of claim 14, wherein

- the error-signal-generating circuit is operable upon the four latched signals and is controlled by the quadrature clocks signals (figure 9, MI', column 2, lines 43-45).

**Regarding claim 16:**

A quarter-rate phase detector comprising:

- four XOR gates receiving latched signals (figure 9, 20, 22, 26, 30), each latched signal corresponding to input data latched according to one of quadrature clock signals (column 2, lines 43-45), respectively, each XOR gate generating an intermediate signal (figure 9, MI' and MI");

Art Unit: 2609

- a multiplexer to selectively output one of the four intermediate signals as a phase error signal (figure 9, 24).

**Regarding claim 17:**

The quarter-rate phase detector of claim 16, further comprising:

- four data latches, each latch receiving the same input data (figure 9, D), the latches being clocked by quadrature clock signals (column 2, lines 43-45), respectively, so as to produce quadrature latched data signals (column 2, lines 43-45).

**Regarding claim 21:**

A method of detecting phase at a quarter of the rate of the received data, the method comprising:

- latching, at different times according to quadrature clock signals, respectively, the received data so as to form latched signals (figure 9);
- combining corresponding ones of the latched signals, respectively, to provide a plurality of intermediate signals (figure 9, MI' & MI"); and
- selectively outputting one among the intermediate signals, respectively, to provide a constructed a phase error signal (figure 9, 24).

**Regarding claim 22:**

The method of claim 21, wherein:

- the quadrature clock signals include signals I and Q; and the selectively outputting step selectively outputs according to the signals I and Q, respectively (column 2, lines 43-48).

**Regarding claim 23:**



Art Unit: 2609

The CDR circuit of claim 21, wherein:

- the rate of the quadrature clock signals is 1/4 of the received data rate (column 5, lines 31-32).

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 18 – 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Izzard et al (US Patent Number 5,506,874) in view of Savoj et al. (US Patent Number 6,847,789).

**Regarding claim 18:**

As shown in figure 11, Izzard et al discloses a clock and data recovery (CDR) circuit comprising:

- a phase-error generating circuit to determine quarter-rate phase detector (figure 11, 10, column 2, lines 43-45);
- a filter operable upon an output of the charge pump; and
- a quadrature voltage-controlled oscillator (VCO) operable upon an output of the filter;
- the phase-detector being controllable by the output of the VCO.

Art Unit: 2609

Izzard et al discloses all of the subject matter as described above except for specifically teaching a charge pump operable upon an output of the phase detector.

However Savoj et al. in the same field of endeavor, teaches a charge pump operable upon an output of the phase detector (figure 2, 220,).

One of ordinary skill in the art would have clearly recognized that a phase lock loop (PLL) and clock and data recovery (CDR) circuit are generally include a phase detector to generate a voltage signal which represents the difference in phase between two signal input, a charge pump to generate either higher or lower voltage power source for the LPF and VCO using capacitors as storage elements, a low-pass filter (LPF) to attenuate frequencies that are higher than the cutoff frequency, and a voltage controlled oscillator (VCO) to be controlled in oscillation frequency oscillation by a voltage input. To generate the desired voltage power, it would have been obvious to one ordinary skill in the art at the time the invention was made to include a charge pump when designing a (PLL) and (CDR) circuits as taught by Savoj et al. Including a charge pump in the CDR circuit would facilitate the operation of PLL and CDR circuit by providing the higher voltage from a low voltage inputs.

**Regarding claim 19:**

Izzard et al. further discloses, the CDR circuit of claim 18, wherein:

- the rate of the quadrature signals of VCO is  $1/4$  of the received data rate of the phase-error generating circuit (column 5, lines 31-32).

**Regarding claim 20:**

Izzard et al. further discloses, the CDR circuit of claim 18, wherein

- the phase-error-generating circuit includes: four latches controllable to latch, at different times according to quadrature clock signals (figure 9, 12a, 12b, 16a, 16b, column 2, lines 43-45), respectively, data received by the phase detector so as to form latched signals (figure 9);
- an error circuit to combine corresponding ones of the latched signals respectively (figure 9, MI'), the error circuit providing a plurality of intermediate signals (figure 9, MI' & MI''); and
- a multiplexing unit to selectively output the intermediate signals as a phase error signal (figure 9, 24).

### ***Conclusion***

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Izzard et al (US Patent Number 5,506,874) discloses a Quadrature Phase Detector and a Clock Data Recovery circuit and method.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kabir A. Timory whose telephone number is (571) 270-1674. The examiner can normally be reached on Mon - Thu 6:30AM - 4:00PM & Fri 6:30AM - 3:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on (571) 272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2609

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Kabir A. Timory  
February 15, 2007



**SHUWANG LIU**  
**SUPERVISORY PATENT EXAMINER**